



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

mn

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/020,019	12/07/2001	Francesco Pessolano	NL 000667	8972

24737 7590 03/08/2007  
PHILIPS INTELLECTUAL PROPERTY & STANDARDS  
P.O. BOX 3001  
BRIARCLIFF MANOR, NY 10510

EXAMINER
----------

PETRANEK, JACOB ANDREW

ART UNIT	PAPER NUMBER
----------	--------------

2183

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	03/08/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/020,019

Applicant(s)

PESSOLANO ET AL.

Examiner

Jacob Petranek

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 13 November 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-3,5-11,13 and 14 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3,5-11,13 and 14 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

**DETAILED ACTION**

1. Claims 1-3, 5-11 and 13-14 are pending.
2. The office acknowledges the following papers:  
Claims, arguments, and abstract filed on 11/13/2006.

***Withdrawn Rejections***

3. The claim objections for claims 2, 3, and 5 are withdrawn due to amendment.
4. The 35 USC § 112 second paragraph rejection for claim 14 has been withdrawn due to amendment.

***Claim objections***

5. Claim 5 is objected to for the following reason:
6. Claim 5 contained "(14)" between "register" and "means" in lines 2-3 of the claim that should be removed.

***Maintained Claim Rejections - 35 USC § 102***

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claim 3 is rejected under 35 U.S.C. 102(b) as being anticipated by White et al. (U.S. 5,632,023).

Art Unit: 2183

9. As per claim 3:

White disclosed a digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations (White: Figure 2b elements 235, 240, 245, 260 and 265), and respective control means for said each functional unit for controlling said functional units in coordination with one another (White: Figure 2b elements 235R, 240R, 245R, 260R and 265R, column 11 lines 36-47)(Each reservation station receives decoded operations from the Decode Unit and issues the instructions to its associated functional unit when all operands are available, thereby controlling its function.) in response to a single fetch unit (White: Figure 2a element 230) and a single decode unit (White: Figure 2A element 205), characterized by FIFO (first-in/first-out) register means adapted for supporting data-flow communication among said functional units (White: Figure 2a element 285, column 11 lines 21-22)(The Reorder Buffer is a FIFO register (register meaning a device capable of retaining information of the aggregate information in a digital computer) device which is utilized by all of the functional units to support data-flow, in that the functional units can use the data before it is committed to the register file. White explicitly states the Reorder Buffer is a FIFO buffer, "Reorder buffer 285 is managed as a first-in first-out (FIFO) device.").

10. Claim 3 is rejected under 35 U.S.C. 102(b) as being anticipated by Johnson ("Superscalar Microprocessor Design").

11. As per claim 3:

Johnson disclosed a digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations (Johnson: Figure 3-7, Branch, ALU, Shifter, Load and Store units), and control means (fig. 3-7, Reservation stations at the input of every functional unit, page 46, second full paragraph) for controlling said functional units in coordination with one another (Reservation stations control the issuing of instructions when their associated operands become available because other functional units have produced them as results), which come in response to a single fetch unit and a single decode unit (Johnson: Figure 3-7, page 45)(A single decoder is used for the integer unit.), characterized by FIFO (first-in/first-out) register means adapted for supporting data-flow communication among said functional units (Johnson: Figure 3-7, pages 45 and 92-94)(The Reorder Buffer is a FIFO which communicates results (data-flow) to other functional units/pending instructions in reservations stations.).

12. Claims 1-3, 5-11 and 13-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Tsushima et al. (U.S. 6,044,450).

13. As per claim 1:

Tsushima disclosed a digital signal processing apparatus for executing a plurality of operations, comprising

A plurality of functional units wherein each functional unit is adapted to execute operations (Tsushima: Figure 1 elements 204-1, 204-2, 205-1, 205-2, 206-1, 206-2, and 207);

Art Unit: 2183

And control means for controlling said functional units characterized in that said control means comprises a fetch unit, a decode unit, and a plurality of control units responsive to said decode unit (Tsushima: Figures 1, 3, and 5 elements 202, 203, and 300, column 6 lines 24-53)(Instruction Fetch Unit 202, Instruction Expanding Unit 300 and Decode Unit 203 make up the control means. Small Instruction Generating Circuit 303-1 and 303-2 are in each of the Instruction Expanding Circuit (300a-d) of the Instruction Expanding Unit 300. The Small Instruction Generating Circuits 303-1 and 303-2 receive decompressed opcodes and other control data, i.e., decoded control signals from the decode unit. While this data supplied to the Small Instruction Generating Circuits does not come from the "Decode Unit 203", the control data does come from hardware that extracts (decodes) control information/data from instructions, and thus the control data/information comes from a "Decode Unit".);

Wherein at least one control unit is operatively associated with a respective functional unit for controlling its function, including controlling a number of repetitions of execution of its function (Tsushima: Figure 5 elements 600, 604, and 620, column 10 lines 35-54 and column 16 lines 36-67 continued to column 17 lines 1-28)(Each small instruction generator contains a "NOP Instruction Register 604, Selector 600 and a Control Circuit 620, which control the function for it's respective functional unit. These elements control whether a regular instruction or a nop will be executed by the functional unit. The Small Instruction Generator chooses between the opcode provided by line 50-1 or a NOP instruction using the Selector, and thus controls the function of

Art Unit: 2183

the functional unit. Furthermore, the Control Circuit 620 controls the number or repetitions of the execution of the NOP function.);

And each functional unit is adapted to execute operations in an autonomous manner under control of the control unit associated therewith (Tsushima: Figure 5 element 620, column 10 lines 35-54 and column 16 lines 36-67 continued to column 17 lines 1-28)(Each functional unit is autonomous under control of the Control Unit 620, as a number of NOPs is encoded and delivered to the Small Instruction Generating Circuits and the Small Instruction Generating Circuit alone issues the appropriate number of NOP instructions.).

14. As per claim 2:

Tsushima disclosed an apparatus according to claim 1, characterized by FIFO (first-in/first-out) register means adapted for supporting data-flow communication among said functional units (Tsushima: Figure 3 element 300a-d, column 16 lines 27-35)[The operand queues 302-1 and 302-2 of each Instruction Expanding Circuit (300a-d) are each FIFO register means adapted for supporting data-flow communication among said functional units. From a first point of view, data flows from each queue to the associated functional unit, which is an example of communication among functional units. From a second point of view, the opcodes sent from the queues 302-1 and 302-2 include, for instance, load instructions. Load instructions are executed by the load/store functional unit and load data from memory to registers, which other functional units then use. Therefore, one FIFO queue is supporting communication between the load/store functional unit and the other functional units.).

Art Unit: 2183

15. As per claim 3:

Tsushima disclosed a digital signal processing apparatus for executing a plurality of operations, comprising a plurality of functional units wherein each functional unit is adapted to execute operations (Tsushima: Figure 1 elements 204-1, 204-2, 205-1, 205-2, 206-1, 206-2, and 207),

and control means for controlling said functional units in coordination with one another in response (Tsushima: Figure 5 elements 600, 604, and 620, column 10 lines 35-54 and column 16 lines 36-67 continued to column 17 lines 1-28)(Each small instruction generator contains a "NOP Instruction Register 604, Selector 600 and a Control Circuit 620, which control the function for it's respective functional unit. These elements control whether a regular instruction or a nop will be executed by the functional unit. The Small Instruction Generator chooses between the opcode provided by line 50-1 or a NOP instruction using the Selector, and thus controls the function of the functional unit. Furthermore, the Control Circuit 620 controls the number or repetitions of the execution of the NOP function.) to a single fetch unit (Tsushima: Figure 1 element 202) and a single decode unit (Tsushima: Figure 1 element 203),

characterized by FIFO (first-in/first-out) register means (Tsushima: Figure 3 elements 302-1 and 302-2) adapted for supporting data-flow communication among said functional units (Tsushima: Figures 1 and 3, column 16 lines 27-35)(The operand queues 302-1 and 302-2 of each Instruction Expanding Circuit (300a-d) are each FIFO register means adapted for supporting data-flow communication among said functional units. From a first point of view, data flows from each queue to the associated



Art Unit: 2183

functional unit, which is an example of communication among functional units. From a second point of view, the opcodes sent from the queues 302-1 and 302-2 include, for instance, load instructions. Load instructions are executed by the load/store functional unit and load data from memory to registers, which other functional units then use. Therefore, one FIFO queue is supporting communication between the load/store functional unit and the other functional units.).

16. As per claim 5:

Tsushima disclosed an apparatus according to claim 2, characterized in that said FIFO register means comprises a plurality of FIFO registers (Tsushima: Figures 1 and 3 elements 302-1 and 302-2, column 16 lines 27-35)(The operand queues are FIFOs that are made up of registers. Since the registers are part of a FIFO queue, they are FIFO registers.).

17. As per claim 6:

Tsushima disclosed an apparatus according to claim 1, characterized in that each of said functional units are provided with at least one control unit (Tsushima: Figure 3 elements 303-1 and 303-2)(Each functional unit has an associated Small Instruction Generating Circuit.).

18. As per claim 7:

Tsushima disclosed an apparatus according to claim 1, which apparatus is adapted to form a pipeline consisting of a plurality of stages, wherein each stage comprises a functional unit (Tsushima: Figure 1)(The pipeline stages include at least a

Art Unit: 2183

Fetch stage, expanding stage, decode stage, execution stage (functional units) and write back stage (functional units to register file).).

19. As per claim 8:

Tsushima disclosed an apparatus according to claim 1, characterized in that for each control unit an instruction register and a counter are provided, wherein said counter indicates the number of times an instruction stored in said instruction register has to be executed by the corresponding functional unit (Tsushima: Figure 5 elements 601 and 604)(The counter indicates how many times the nop instruction has been executed.).

20. As per claim 9:

Tsushima disclosed an apparatus according to claim 1, further comprising a program memory means storing a main program, characterized in that said main program contains directives for instructing said control units (Tsushima: Figure 1 element 100 and 201)(Both Main Storage and Instruction Cache are memories that contain instructions, which is what controls the control circuit in the Control Units (Small Instruction Generating Circuits 303-1 and 303-2).).

21. As per claim 10:

The additional limitation(s) of claim 10 basically recite the additional limitation(s) of claim 1. Therefore, claim 10 is rejected for the same reason(s) as claim 1.

22. As per claim 11:

The additional limitation(s) of claim 11 basically recite the additional limitation(s) of claim 2. Therefore, claim 11 is rejected for the same reason(s) as claim 2.

23. As per claim 13:

The additional limitation(s) of claim 13 basically recite the additional limitation(s) of claim 7. Therefore, claim 13 is rejected for the same reason(s) as claim 7. Examiner also notes that each of the stages is executed by a functional unit, e.g., the fetch unit is a functional unit because its function is performing instruction fetches.

24. As per claim 14:

The additional limitation(s) of claim 14 basically recite the additional limitation(s) of claim 8. Therefore, claim 14 is rejected for the same reason(s) as claim 8.

### ***Response to Arguments***

25. The arguments presented by Applicant in the response, received on 11/13/2006 are not considered persuasive.

26. Applicant argues "The reservation stations of White provide no control function whatsoever to the functional units" for claim 3.

This argument is not found to be persuasive for the following reason. The reservation stations store the opcodes for the instruction. It's inherent that the opcode for an instruction provides control values to tell a given functional unit how to correctly execute the given instruction.

27. Applicant argues "The reservation stations of Johnson provide no control function whatsoever to the functional units" for claim 3.

This argument is not found to be persuasive for the following reason. The reservation stations inherently store the opcodes for the instruction; otherwise, the

functional units wouldn't know what to execute. It's inherent that the opcode for an instruction provides control values to tell a given functional unit how to correctly execute the given instruction.

28. Applicant argues "There is no teaching or suggestion in Tsushima for at least one control unit is operatively associated with a respective functional unit for controlling its function."

This argument is not found to be persuasive for the following reason. Tsushima disclosed a control circuit (figure 5 element 620) within the small instruction generating circuits that controls whether the given functional unit will receive an instruction to execute or a nop instruction. The control circuit also disclosed using a counter to repeat sending nop instructions to a given functional unit.

### ***Conclusion***

#### **THIS ACTION IS MADE FINAL.**

The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.


Art Unit: 2183

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jacob Petranek whose telephone number is 571-272-5988. The examiner can normally be reached on M-F 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jacob Petranek  
Examiner, Art Unit 2183



EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100